

03-02-00

A

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
 BU9-99-190 (13020)

Total Pages in this Submission  
 3

**TO THE ASSISTANT COMMISSIONER FOR PATENTS**

Box Patent Application  
 Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**METHOD OF FABRICATING A POLYSILICON CAPACITOR UTILIZING FET AND BIPOLAR BASE  
 POLYSILICON LAYERS**

and invented by:

Douglas Duane Coolbaugh  
 Gregory Gower Freeman  
 Seshadri Subbanna

jc530 U.S. PTO  
 09/516615  
 03/01/00

If a CONTINUATION APPLICATION, check appropriate box and supply the requisite information:

Continuation  Divisional  Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

Continuation  Divisional  Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

Continuation  Divisional  Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Enclosed are:

**Application Elements**

1.  Filing fee as calculated and transmitted as described below
2.  Specification having 29 pages and including the following:
  - a.  Descriptive Title of the Invention
  - b.  Cross References to Related Applications (*if applicable*)
  - c.  Statement Regarding Federally-sponsored Research/Development (*if applicable*)
  - d.  Reference to Microfiche Appendix (*if applicable*)
  - e.  Background of the Invention
  - f.  Brief Summary of the Invention
  - g.  Brief Description of the Drawings (*if drawings filed*)
  - h.  Detailed Description
  - i.  Claim(s) as Classified Below
  - j.  Abstract of the Disclosure

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
BU9-99-190 (13020)

Total Pages in this Submission  
3

## Application Elements (Continued)

3.  Drawing(s) (when necessary as prescribed by 35 USC 113)
  - a.  Formal Number of Sheets 3
  - b.  Informal Number of Sheets \_\_\_\_\_
4.  Oath or Declaration
  - a.  Newly executed (original or copy)  Unexecuted
  - b.  Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)
  - c.  With Power of Attorney  Without Power of Attorney
  - d.  DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5.  Incorporation By Reference (usable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6.  Computer Program in Microfiche (Appendix)
7.  Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)
  - a.  Paper Copy
  - b.  Computer Readable Copy (identical to computer copy)
  - c.  Statement Verifying Identical Paper and Computer Readable Copy

## Accompanying Application Parts

8.  Assignment Papers (cover sheet & document(s))
9.  37 CFR 3.73(B) Statement (when there is an assignee)
10.  English Translation Document (if applicable)
11.  Information Disclosure Statement/PTO-1449  Copies of IDS Citations
12.  Preliminary Amendment
13.  Acknowledgment postcard
14.  Certificate of Mailing

First Class  Express Mail (Specify Label No.): EE344993847US

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**


(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
BU9-99-190 (13020)

Total Pages in this Submission  
3

**Accompanying Application Parts (Continued)**

15.  Certified Copy of Priority Document(s) (if foreign priority is claimed)

16.  Additional Enclosures (please identify below):  


**Fee Calculation and Transmittal**

**CLAIMS AS FILED**

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	28	- 20 =	8	x \$18.00	\$144.00
Indep. Claims	2	- 3 =	0	x \$78.00	\$0.00
Multiple Dependent Claims (check if applicable)	<input type="checkbox"/>				
					<b>BASIC FEE</b> \$690.00
<b>OTHER FEE (specify purpose)</b> _____					
					<b>TOTAL FILING FEE</b> \$834.00

A check in the amount of \_\_\_\_\_ to cover the filing fee is enclosed.

The Commissioner is hereby authorized to charge and credit Deposit Account No. 09-0456/IBM as described below. A duplicate copy of this sheet is enclosed.

Charge the amount of \$834.00 as filing fee.

Credit any overpayment.

Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.

Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Mark Chadurjian for *Signature*  
William D. Sabo

Registration No.: 27,465

IBM Corporation  
Intellectual Property Law - Zip 972E  
1000 River Street  
Essex Junction, Vermont 05452  
(802) 769-9454

Dated:

CC:

EXPRESS MAIL EE344993847US

**APPLICATION  
FOR  
UNITED STATES LETTERS PATENT**

**APPLICANT NAME:** Douglas Duane Coolbaugh, Gregory Gower Freeman,  
Seshadri Subbanna

**TITLE:** Method of Fabricating a Polysilicon Capacitor Utilizing FET and Bipolar  
Base Polysilicon Layers

**DOCKET NO.** BU9-99-0190

**INTERNATIONAL BUSINESS MACHINES CORPORATION**

**CERTIFICATE OF MAILING UNDER 37 CFR 1.10**

I hereby certify that, on the date shown below, this correspondence  
is being deposited with the United States Postal Service in an  
envelope addressed to the Assistant Commissioner for Patents,  
Washington, D.C., 20231 as "Express Mail Post Office to Addressee"  
Mailing Label No. \_\_\_\_\_

on \_\_\_\_\_

Name of person mailing paper \_\_\_\_\_

Signature \_\_\_\_\_ Date \_\_\_\_\_

METHOD OF FABRICATING A POLYSILICON CAPACITOR UTILIZING  
FET AND BIPOLAR BASE POLYSILICON LAYERS

DESCRIPTION

5

Field of the Invention

10

15

20

25

The present invention is directed to a method of fabricating integrated circuits (ICs) and, in particular to a method of fabricating a polysilicon to polysilicon, i.e., poly-poly, capacitor on a BiCMOS device utilizing a field effect transistor (FET) gate layer and a bipolar SiGe extrinsic base polysilicon layer to form the base plates of the capacitor. More specifically, the present invention is directed to a method for fabricating a poly-poly capacitor utilizing process steps and structures which are used to form the gate of the metal oxide semiconductor (MOS) transistor and the base structure of the bipolar transistor in a BiCMOS (i.e., bipolar device and complementary metal oxide semiconductor (CMOS) device) process.

Background of the Invention

25

In the field of semiconductor device manufacturing, CMOS (complementary metal oxide semiconductor) and BiCMOS (bipolar device and complementary metal oxide semiconductor) technologies have been widely used for

integrating highly complex analog-digital subsystems onto a single chip. In such subsystems, high precision capacitors are typically required.

5 Several types of capacitors are available including diffusion-poly capacitors, poly-poly capacitors and metal-metal capacitors. In order to meet the demand for high precision capacitors in today's generation of integrated devices, poly-poly capacitors have been increasingly used.

10  
15  
20  
Despite its high precision, a poly-poly capacitor is a compromise between high cost and ideal capacitor characteristics since it is relatively easy to construct, and has electrical characteristics better than diffusion-poly capacitors, but inferior electrical characteristics to metal-metal capacitors. However, metal-metal capacitors are much more difficult to fabricate than are poly-poly capacitors. Thus, poly-poly capacitors are the ever increasing choice used in the semiconductor industry for manufacturing integrated circuits in BiCMOS processes.

25 U.S. Patent 5,195,017 describes in its "background" section several double level polysilicon processes have been employed in fabricating poly-poly capacitors, i.e.

the so-called "Lin EPIC double level process" and the "4/3 Linear process".

5 The Lin EPIC double level process uses a two-mask approach to define a capacitor bottom plate. The first polysilicon layer is masked and etched separate from the second polysilicon layer. Due to separate masking and etching steps, this prior art process is expensive, complicated and time consuming. Additionally, the 10 topography that is associated with this prior art process requires an additional step of planarization prior to depositing metal on the appropriate contact points.

15 In the other double level process, namely the 4/3 Linear process, a single mask is used to define the bottom plate. The first level of polysilicon serves as the bottom plate and the CMOS gate. After the interlevel dielectric is formed, the second polysilicon layer is deposited to form the capacitor top plate. In order to 20 eliminate filaments from the bottom plate edges and the CMOS gate edges, a large overetch is required. If there is a negative slope on the bottom plate edge, filaments will be trapped under the bottom plate. Moreover, since 25 this is a double level process, the added topography also requires additional planarization prior to metallization.

5

In view of the drawbacks with prior art methods of fabricating poly-poly capacitors, there is a continued need for developing a new and improved method which significantly reduces the complications and expenses associated with the prior art methods. It would be especially beneficial if a method of fabricating a poly-poly capacitor could be developed which utilizes processing steps and structures which are also used to form the gate of the MOS transistor and base structure of the bipolar transistor in a BiCMOS process since such a method would significantly reduce the number of processing steps and costs associated with manufacturing integrated circuits.

10  
15  
20

#### Summary of the Invention

One object of the present invention is to provide a method of fabricating a poly-poly capacitor for use in CMOS or BiCMOS integrated circuits that is not complicated or expensive to manufacture.

25

Another object of the present invention is to provide a method of fabricating a poly-poly capacitor utilizing existing polysilicon and masking steps, thereby achieving the integration of the poly-poly capacitor into the BiCMOS device at a low cost.

A yet further object of the present invention is to provide a method of fabricating a poly-poly capacitor utilizing steps and structures that are typically used to form the gate of the MOS transistor and the base structure of the bipolar transistor in a BiCMOS process.

The foregoing and other objects are achieved by constructing a poly-poly capacitor comprising two plate electrodes, wherein at least one of the plate electrodes is composed of SiGe polysilicon, said plate electrodes being separated by an insulating layer.

Brief Description of the Drawings

Figs. 1A-1G are cross-sectional views illustrating the basic processing steps employed in the present invention for fabricating a poly-poly capacitor in a BiCMOS device. The cross-sections are through cut B-B' in Fig. 2.

Fig. 2 is a top view of the poly-poly capacitor produced in Figs. 1A-1G, and indicates the cut, A-A', shown in Fig. 3; the illustrated capacitor structure is shown after metal contacts are formed in the structure of Fig. 1G.

10  
15  
20

25

Fig. 3 is a cross-sectional view through A-A' showing the need for insulating spacers on the top plate to electrically isolate the top plate from the bottom plate.

5

Detailed Description of the Invention

10 The present invention which provides a method of fabricating a poly-poly capacitor using field effect transistor gate and bipolar SiGe extrinsic polysilicon layers will now be described in more detail by referring to the drawings that accompany the present application. It should be noted that in the accompanying drawings like and corresponding elements are referred to be like reference numerals.

20 Reference is first made to Figs. 1A-1G which are cross-sectional views showing the various processing steps that are employed in the present invention in fabricating a poly-poly capacitor in a BiCMOS device which includes a bipolar device region and a MOS device region. The MOS device region may comprise a NMOS or a PMOS device. 25 Although the figures of the present invention contain only one poly-poly capacitor, one MOS device and one bipolar device, a plurality of said devices may be

present in the final structure after completing the fabrication steps of the present invention.

5 Fig. 1A illustrates an initial semiconductor structure that can be employed in step (a) of the present invention. Specifically, the initial structure shown in Fig. 1A comprises a substrate 10 having shallow trench isolation regions 12 and source/drain regions 14 formed in the surface of the substrate. Although shallow trench isolation regions are depicted and described herein, the present invention also contemplates deep trench as well as other isolation means. The substrate further includes a subcollector region, i.e., a N+region, 16 which is shown between the two shallow trench isolation (STI) regions --the region between the two STI regions is the area of the structure in which the bipolar device will be formed. The initial structure also includes a FET device 18 that comprises polysilicon gate 20, gate oxide 22 and spacers 24, e.g., nitride spacers, which are formed above the source/drain regions. Also shown in Fig. 1A, is bottom plate 26 which is one of the components present in the poly-poly capacitor of the present invention. The bottom plate of the poly-poly capacitor also includes side wall spacers 28. The bottom plate of the capacitor is composed of the same material as the gate of FET device, i.e., polysilicon. In one embodiment of the present invention, the bottom plate electrode is composed

10  
15  
20  
25

of SiGe polysilicon. In that embodiment, gate 20 would also be composed of SiGe polysilicon.

The structure shown in Fig. 1A is fabricated using conventional BiCMOS processing steps that are well known to those skilled in the art. Moreover, conventional materials are used in fabricating the same. For example, substrate 10 of the semiconductor structure is composed of any semiconducting material including, but not limited to: Si, Ge, SiGe, GaAs, InAs, InP and all other III/V semiconducting compounds. Layered substrates comprising the same or different semiconducting material, e.g., Si/SiGe, are also contemplated in the present invention. Of these semiconducting materials, it is preferred that the substrate be composed of Si. The substrate may be a p-type substrate or a n-type substrate depending on the type of MOS device to be present in the final BiCMOS structure.

The structure shown in Fig. 1A is fabricated utilizing conventional BiCMOS processing up through formation of the gate. That is, a conventional base-after gate processing technique or any other technique capable of forming the structure shown in Fig. 1A can be employed in the present invention. Thus, the present invention is not limited to the base-after gate process described hereinbelow. Instead, the description that follows in

regard to forming the structure shown in Fig. 1A is provided for illustrative proposes only. In such a base-after gate process, the polysilicon gate is formed before the base epitixial silicon is grown.

5

Specifically, the structure shown in Fig. 1A can be fabricated as follows: An oxide film, e.g.,  $\text{SiO}_2$ , (not shown in the drawings) is formed on the surface of substrate 10 using a conventional deposition process such as chemical vapor deposition (CVD), plasma-enhanced CVD or sputtering, or alternatively the oxide layer is grown thermally. Subcollector region 16 is then formed in the substrate by utilizing a conventional ion implantation step. After the implant step, a thick oxide, on the order of about 240 nm, is grown on the surface of the substrate to eliminate implantation damage. Next, the thick oxide is etched off and an epitaxial Si layer (not shown) is grown on the surface of the substrate.

10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21

20  
21  
A patterned masking layer is then employed to etch shallow trench isolation (STI) regions in the substrate. The STI regions are formed by etching a trench in the substrate utilizing a conventional dry etching process such as reactive-ion etching (RIE) or plasma etching. The trenches may optionally be lined with a conventional liner material, e.g., an oxide, and then CVD or another like deposition process is used to fill the trench with

25

polysilicon or another like STI dielectric material. The STI dielectric may optionally be densified after deposition. A conventional planarization process such as chemical-mechanical polishing (CMP) may optionally be used to provide a planar structure.

5

Next, a protective material such as  $\text{Si}_3\text{N}_4$  (not shown in the drawings) is formed over the subcollector region of the structure (i.e., bipolar region) utilizing a conventional deposition process such as CVD, with a low pressure CVD process being preferred. This layer is formed over a thin pad oxide layer (also not shown in the drawings) which is employed in the present invention as a screen oxide. After protecting the bipolar region with a protective layer, the FET device is completely fabricated and the base plate of the poly-poly capacitor is simultaneously formed. Following fabrication of the FET device and the base plate of the poly-poly capacitor, the protective layer is removed utilizing conventional stripping processes well known to those skilled in the art.

10  
15  
20

The FET device is formed by utilizing conventional processing steps that are capable of fabricating MOS transistor devices. Included in the conventional transistor processing steps are: N-well for pFET photolithography, N-well implant, pFET thin oxide tailor

25

5 implant, P-well for nFET photolithography, P-well implant, n-FET thin oxide tailor implant, dual gate oxide photolithography, dual gate oxide regrowth, FET gate photolithography, FET gate etch, thermal oxide spacer formation, nFET extension photolithography, nFET extension implant (lightly doped drains (LDD)), first spacer formation, pFET extension photolithography, pFET extension (LDD), second spacer deposition, second spacer etch, nFET S/D implant photolithography, nFET S/D anneals.

10 These transistor processing steps form FET device 18 in the structure shown in Fig. 1A. Specifically, the FET device includes well implants (not shown), S/D (source/drain) regions 14, S/D extensions (included in regions 14), a gate region comprising polysilicon gate 20, gate oxide 22 and spacers 24. The spacers depicted in the drawings include various layers that are formed on the sidewalls of the gate region as well as a horizontal layer that is formed on the substrate. In one embodiment of the present invention, gate 20 and bottom plate 26 are composed of SiGe polysilicon.

15 As stated above, during the fabrication of the FET device, bottom polysilicon base plate 26 of the poly-poly capacitor is simultaneously formed. Specifically, the bottom base plate is formed at the same time as

polysilicon gate 20 by utilizing a conventional deposition process and thereafter both polysilicon regions, i.e., polysilicon gate 20 and base plate 26, are patterned utilizing conventional lithography and RIE. 5 Spacers 28 are also formed at the same time as spacers 24 and are composed of the same material.

10 Next, as is shown in Fig. 1B, a film stack 30 is formed over the surface of substrate 10 including FET device 18 and bottom base plate 26. The film stack employed in the present invention comprises any number of material layers provided that the film stack includes a polysilicon layer 34. In the drawings, the film stack also includes a bottom insulator layer 32 and a top insulator layer 36. 15 Insulator layers 32 and 36 may be composed of the same or different insulator material selected from the group consisting of  $\text{SiO}_2$ , Si oxynitride and other like insulative materials. In one embodiment of the present invention, both insulator layers of film stack 30 are composed of  $\text{SiO}_2$ . It is noted that the top insulator 20 layer is optional in the present invention.

25 In the specific embodiment illustrated in Fig. 1B, film stack 30 is formed utilizing conventional deposition processes well known to those skilled in the art. For example, bottom insulator layer 32 of film stack 30 is formed by a conventional deposition process including,

5

but not limited to: CVD, plasma-enhanced CVD, low pressure CVD, sputtering and other like deposition processes. The thickness of the bottom insulator layer may vary, but typically the thickness of the bottom insulator layer is from about 50 to about 1000 Å, with a thickness of from about 100 to about 200 Å being highly preferred.

10  
15  
20

Polysilicon layer 34 is then formed on top of bottom insulator layer utilizing conventional deposition processes such as CVD and plasma-enhanced CVD. The thickness of the polysilicon layer is not critical to the present invention, but typically the thickness of the polysilicon layer is from about 100 to about 1000 Å, with a thickness of from about 400 to about 500 Å being highly preferred.

25

When the top insulator layer is employed, the top insulator layer is formed utilizing the same deposition process as mentioned in connection with the bottom insulator layer. The thickness of the top insulator layer may vary, but typically the thickness of the insulator layer is from about 100 to about 1000 Å, with a thickness of from about 300 to about 500 Å being highly preferred. In embodiments wherein a top insulator layer is not used, a mask can be employed in forming the bipolar opening.

5

After forming film stack 30 on the surface of the structure, a bipolar opening 38 (See, Fig. 1C) is formed in the structure utilizing conventional lithography and RIE. At this time, the collector is implanted with a N-type dopant utilizing processing steps well known to those skilled in the art. Specifically, the bipolar opening is formed by providing a patterned photoresist (not shown) on the surface of top insulator layer 36 (or on polysilicon layer 34) and then etching through film stack 30, i.e., layers 36, 34 and 32, utilizing a conventional etch process such as RIE or ion beam etching that is highly selective in removing those layers stopping on a protective nitride layer used previously in forming the FET device. The nitride layer is etch away using a wet etch process wherein a chemical etchant such as hot phosphoric acid is employed. It is noted that the bipolar opening is formed over subcollector region 16 and that the opening forms the region in which the bipolar device will be subsequently formed.

10  
15  
20

25

Next, if top insulator layer 36 is present, it is removed from the entire structure utilizing a conventional wet chemical etch process that is highly selective in removing the top insulator as compared to the underlying polysilicon layer. In this step of the present invention, the polysilicon layer of the film stack is exposed. Any chemical etchant such as buffered HF can be used in this

step of the present invention. It is noted that this step also removes the base pad oxide layer mentioned above from the emitter region of the structure. If no top insulator layer is employed, this removal step can be

5

avoided.

After removal of the optional top insulator layer and the base pad oxide layer from the structure, a SiGe epi layer 40 is formed in the bipolar opening and, at the same time, a SiGe polysilicon film 42 is formed over portions of the exposed polysilicon layer, See Fig. 1D. SiGe layers 40 and 42 are formed in the present invention by utilizing a deposition process, wherein the deposition temperature is low, i.e., less than 900°C. More specifically, the deposition temperature used in this step of the present invention is from about 400° to about 500°C. The thickness of these two SiGe layers may vary, and not need be the same; however, it is preferred in the present invention that SiGe epi layer 40 and SiGe polysilicon film layer 42 have the same thickness. Typically, the thickness for each of these two low temperatures SiGe layers is from about 1000 to about 5000 Å, with a preferred thickness for each layer being of from about 2000 to about 2500 Å. It is noted that the SiGe layer contains the P-doped intrinsic base.

10  
15  
20

25

The bipolar region has an extrinsic base that is self-aligned to bipolar opening 38. The poly-poly capacitor, on the other hand, may be produced with a non self-aligned process. Several sacrificial layers (not shown in the drawings) and passivating layers, e.g., oxide/nitride, are then formed over the structure and etched by conventional means, e.g., RIE, to form sacrificial spacers (also not shown in the drawings) and patterned passivating layers 50. SiGe epi layer 40 is then doped with a P+ dopant (or N+ dopant) utilizing a conventional ion implantation process. A preferred P+ dopant employed in this step of the present invention is boron and the preferred dose is  $4 \times 10^{15}$  atoms/cm<sup>2</sup>. It is noted that during this implantation step, SiGe polysilicon layer 42 is also doped with a P+ dopant (N+ dopant). The sacrificial spacers used above are then removed so as to open the emitter window, while patterned passivating layers 50 remain in the structure forming an emitter window.

The emitter is formed by depositing polysilicon over the emitter window utilizing a conventional deposition process such as CVD, plasma-enhanced CVD, sputtering and other like deposition processes. The thickness of the emitter polysilicon is from about 500 to about 5000 Å, with a thickness of from about 1000 to about 1600 Å being more preferred. The emitter polysilicon is then heavily

doped with a N+ type dopant such as As (or alternatively a P+ type dopant) and thereafter the emitter polysilicon is patterned by employing conventional lithography and etching. The structure that results from the above processing steps is illustrated in Fig. 1D. The emitter depth is set by utilizing a high temperature (900°- 1100°C) rapid thermal anneal process.

The mask used to pattern emitter polysilicon 52 is then removed from the structure utilizing conventional stripping processes well known to those skilled in the art and thereafter etch masks 46a and 46b are formed over the bipolar device region of the structure as well as over the area of the structure which includes the bottom base plate, i.e., poly-poly capacitor region. The structure including the two etch masks is shown in Fig. 1E. The two etch masks are formed utilizing conventional lithography and etching. After formation of the etch masks, exposed portions of doped polysilicon film 42 and the remaining layers of film stack 30, i.e., layers 32 and 34, are removed utilizing a conventional wet chemical etch process that is highly selective in removing those layers from the structure. The structure after removing the exposed portions of the doped polysilicon film and the remaining layers of the film stack is shown in Fig. 1E.

10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20

25

Fig. 1F show the structure after the two etch masks have been removed utilizing conventional stripping processes that are well known to those skilled in the art.

5

Specifically, the structure shown in Fig. 1E, includes FET device region 18, a completed bipolar device region 48 and poly-poly capacitor region 49.

10  
15  
20

Reference is now made to Fig. 1G which illustrates a blown-up portion of the structure shown in Fig. 1F minus the FET device 18. Specifically, Fig. 1G shows only the bipolar device region and the poly-poly capacitor region of the structure after completion of each region. As is shown in Fig. 1G, spacers 56 may optionally be formed on exposed edges of the poly-poly capacitor by first depositing an insulator layer such as  $\text{Si}_3\text{N}_4$  and then etching the same. It should be noted that the processing steps used in completing the bipolar device and the poly-poly capacitor do not affect the FET device of the structure.

25

Silicide regions are then formed in selected areas of the bipolar/FET devices using conventional salicide processes well known to those skilled in the art.

Next, a passivation layer and a dielectric layer may be formed over the FET and bipolar devices and metal vias or contact studs are formed through those layers to metal

5

polysilicon contacts. Conventional deposition processes are used in forming the passivation and dielectric layers and the contact openings are formed by conventional lithography and etching. The contact openings are filled utilizing a conventional deposition process and, if needed, a conventional planarization process is employed.

10  
15  
20

Any conventional passivation material such as  $\text{Si}_3\text{N}_4$  or a polyimide may be employed in forming the passivation layer; and any conventional dielectric material such as  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$  may be employed in forming the dielectric layer. Insofar as the contact studs are concerned, any conventional conductive metal such as Ti, W, Cu, Cr and Pt may be employed in the present invention. Next, the devices are contacted with metal contacts and back end of the line processing is used to complete fabrication of the device.

25

Fig. 2 is a top view of the poly-poly capacitor shown in Fig. 1G after metal contacts 58 have been formed thereon. In this figure, the poly-poly capacitor comprises bottom polysilicon layer 26 and doped SiGe polysilicon layer 42 as the top plate of the capacitor. Fig. 3 is a cross-sectional view through A-A' of Fig. 2. As is shown in Fig. 3, the poly-poly capacitor comprises substrate 10, STI region 12, bottom plate 26, bottom insulator layer 32 and top plate 42. Spacers 28 and 56 are shown on exposed

edges of the poly-poly capacitor; the spacers serve to electrically isolate the top plate from the bottom plate of the capacitor.

5 It is emphasized that the poly-poly capacitor of the present invention includes at least one plate electrode that contains SiGe polysilicon. In some embodiments of the present invention both of the electrodes are composed of SiGe polysilicon.

10 While this invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present invention. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.

CLAIMS

Having thus described our invention in detail, what we claim as new and desire to secure by the Letters PATENT is:

1. A method of forming a poly-poly capacitor, a MOS  
2 transistor, and a bipolar transistor simultaneously on a  
3 substrate comprising the steps of:

4 depositing and patterning a first layer of polysilicon on  
5 the substrate to form a first plate electrode of said  
6 capacitor and on an electrode of the MOS transistor; and

7 depositing and patterning a second layer of polysilicon  
8 on the substrate to form a second plate electrode of said  
9 capacitor and an electrode of the bipolar transistor,

10 said second layer of polysilicon comprising SiGe  
11 polysilicon.

1. The method of Claim 1 wherein electrode of the MOS  
2 transistor comprises a polysilicon gate formed on a gate  
3 oxide, said gate oxide being formed on a surface of the  
4 substrate, the substrate having source and drain regions  
5 beneath said polysilicon gate.

1       3. The method of Claim 2 wherein the substrate is a  
2       semiconducting material selected from the group  
3       consisting of Si, Ge, SiGe, GaAs, InAs and layered  
4       semiconductor substrates.

1       4. The method of Claim 2 wherein the substrate further  
2       comprises shallow trench isolation regions and a  
3       subcollector region, said subcollector region being  
4       formed between said shallow trench isolation regions.

1       5. A method of forming a poly-poly capacitor comprising  
2       the steps of:

1       3       (a) forming a film stack on a surface of a semiconductor  
2       4       structure, said structure comprising at least a gate  
3       5       region of a metal oxide semiconductor device and a bottom  
4       6       polysilicon plate of a poly-poly capacitor formed on a  
5       7       surface thereof, said film stack including at least a  
6       8       polysilicon layer;

9       10       (b) forming a bipolar opening in said film stack  
10       11       exposing at least a portion of said surface of said  
11       12       semiconductor structure, wherein said bipolar opening is  
12       13       formed in a region in which a bipolar device will be  
13       subsequently fabricated;

14 (c) simultaneously forming a SiGe epi layer in said  
15 bipolar opening, while forming a SiGe polysilicon film on  
16 exposed portions of said polysilicon layer of said film  
17 stack;

18 (d) selectively doping portions of said SiGe polysilicon  
19 film as well as said SiGe epi layer with a dopant atom of  
20 a first conductivity type;

21 (e) forming a patterned passivating layer on a portion  
22 of said doped SiGe epi layer;

23 (f) forming a patterned doped emitter polysilicon layer  
24 on said patterned passivating layer as well as on said  
25 doped SiGe epi layer formed in said bipolar opening  
26 thereby completing fabrication of said bipolar device,  
27 said doped emitter polysilicon layer having a different  
28 conductivity than said doped SiGe epi layer; and

29 (g) removing selective portions of said doped SiGe  
30 polysilicon film and remaining layers of said film stack  
31 so as to expose said gate of said metal oxide  
32 semiconductor while protecting said bipolar device region  
33 and said doped SiGe polysilicon layer overlying said  
34 bottom polysilicon plate of said poly-poly capacitor.

35       6. The method of Claim 5 wherein said film stack further  
36       comprises a bottom insulator layer and an optional top  
37       insulator layer.

1       7. The method of Claim 6 wherein said top and bottom  
2       insulator layers of said film stack are the same or  
3       different insulative materials selected from the group  
4       consisting of  $\text{SiO}_2$  and Si oxynitrides.

1       8. The method of Claim 7 wherein said top and bottom  
2       insulator layers are both composed of  $\text{SiO}_2$ .

1       9. The method of Claim 6 wherein said top insulator  
2       layer has a thickness of from about 100 to about 1000 Å.

1       10. The method of Claim 6 wherein said bottom insulator  
2       layer has a thickness of from about 50 to about 1000 Å.

1       11. The method of Claim 5 wherein said polysilicon layer  
2       has a thickness of from about 100 to about 1000 Å.

1       12. The method of Claim 5 wherein said bipolar opening  
2       is formed by employing lithography and etching.

1       13. The method of Claim 12 wherein said etching is  
2       carried out by reactive-ion etching or ion beam etching.

1 14. The method of Claim 6 wherein said optional top  
2 insulator layer is removed utilizing an etch process that  
3 is highly selective in removing said top insulator layer  
4 as compared to said underlying polysilicon layer.

1 15. The method of Claim 5 wherein said SiGe epi layer  
2 and said SiGe polysilicon film are formed simultaneously  
3 utilizing a deposition process that is carried out at  
4 temperatures of from about 900°C or below.

1 16. The method of Claim 15 wherein said temperature of  
2 said deposition process is from about 400° to about  
3 500°C.

1 17. The method of Claim 5 wherein said SiGe epi layer  
2 and said SiGe polysilicon film have the same or different  
3 thickness.

1 18. The method of Claim 17 wherein said SiGe epi layer  
2 and said SiGe polysilicon film have the same thickness,  
3 said thickness of each layer being of from about 1000 to  
4 about 5000 Å.

1 19. The method of Claim 5 wherein said dopant used in  
2 doping said SiGe epi layer is boron having a  
3 concentration of about  $4 \times 10^{15}$  atoms/cm<sup>2</sup>.

1 20. The method of Claim 5 wherein said dopant used in  
2 doping said emitter polysilicon is As.

1 21. The method of Claim 5 wherein said patterned emitter  
2 doped polysilicon layer is formed by depositing a layer  
3 of polysilicon, doping said layer with a dopant and  
4 thereafter subjecting said emitter doped polysilicon  
5 layer to lithography and etching.

1 22. The method of Claim 1 wherein optional spacers are  
2 formed on said poly-poly capacitor.

1 23. The method of Claim 22 wherein said optional spacers  
2 are formed by deposition, lithography and etching.

1 24. A poly-poly capacitor comprising two plate  
2 electrodes, wherein at least one of said plate electrodes  
3 is composed of SiGe polysilicon, said plate electrodes  
4 being separated by an insulator structure.

1 25. The poly-poly capacitor of Claim 24 wherein one of  
2 said plate electrodes is composed of polysilicon and the  
3 other plate electrode is composed of SiGe polysilicon.

1 26. The poly-poly capacitor of Claim 24 wherein both of  
2 said plate electrodes are composed of SiGe polysilicon.

1 27. The poly-poly capacitor of Claim 24 wherein at least  
2 one said plate electrodes is polysilicon from a FET gate  
3 or a bipolar emitter.

1 28. The poly-poly capacitor of Claim 24 further  
2 including a bipolar device region and a FET region,  
3 wherein said capacitor, bipolar device region and FET  
4 region are electrically isolated from each by isolation  
5 regions.

1 29. A semiconductor device, comprising  
2 a capacitor having first and second plate electrodes, one  
3 of said plate electrodes being comprised of a first  
4 conductive patterned layer; and  
5 a bipolar device having first and second electrodes, one  
6 of said electrodes being comprised of said first  
7 conductive patterned layer;

8 wherein said first conductive patterned layer is  
9 comprised of SiGe material.

1 30. A semiconductor structure, comprising  
2 a first layer of polysilicon patterned to form a first  
3 electrode of a MOS device and a first plate electrode of  
4 a capacitor, and

5 a second layer of SiGe polysilicon patterned to form a  
6 first electrode of a bipolar device and a second plate  
7 electrode of said capacitor,

8 said second layer being comprised of SiGe polysilicon.

METHOD OF FABRICATING A POLYSILICON CAPACITOR UTILIZING  
FET AND BIPOLAR BASE POLYSILICON LAYERS

ABSTRACT OF THE DISCLOSURE

5

10

15

A method of forming a poly-poly capacitor, a MOS transistor, and a bipolar transistor simultaneously on a substrate comprising the steps of depositing and patterning a first layer of polysilicon on the substrate to form a first plate electrode of said capacitor and on an electrode of the MOS transistor, and depositing and patterning a second layer of polysilicon on the substrate to form a second plate electrode of said capacitor and an electrode of the bipolar transistor.




Fig. 1A




Fig. 1B




Fig. 1C




Fig. 1D




Fig. 1E




Fig. 1F




Fig. 1G




Fig. 2




Fig. 3

FEB 29 '00 15:55 FR IBM BURLINGTON IPLAW 802 7698938 TO 85323039

P.02/08

Express Mail EE344993847US

IBM Docket: BL9-99-190  
SSM&P Docket: 13020

## Declaration and Power of Attorney for Patent Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: METHOD OF FABRICATING A POLYSILICON CAPACITOR UTILIZING FET AND BIPOLAR BASE POLYSILICON LAYERS

the specification of which (check one)

is attached hereto.

was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_ and was amended on \_\_\_\_\_

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

### Prior Foreign Application(s):

Number	Country	Day/Month/Year	Priority Claimed
--------	---------	----------------	------------------

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

### Prior U.S. Applications:

Serial No.	Filing Date	Status
------------	-------------	--------

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Mark F. Chadurian (Reg. No. 30,739); Dale M. Crockatt (Reg. No. 35,109); Richard M. Kotulak (Reg. No. 27,712); James M. Leas (Reg. No. 34,372); William D. Sabo (Reg. No. 27,465); Eugene I. Shkurko (Reg. No. 36,678); Robert A. Walsh (Reg. No. 26,516); Howard J. Walter (Reg. No. 24,832); Richard A. Henkler, Reg. No. 39,220; Christopher A. Hughes (Reg. No. 26,914); Edward A. Pennington (Reg. No. 32,588); John E. Hoel (Reg. No. 26,279); Joseph C. Redmond, Jr. (Reg. No. 18,753); Richard L. Catania, (Reg. No. 32,608); Leopold Presser, (Reg. No. 19,827); Stephen D. Murphy (Reg. No. 22,002); Frank S. DiGiglio (Reg. No. 31,346); Kenneth L. King (Reg. No. 24,223) and Edward W. Grolz (Reg. No. 33,705).


Send all correspondence to:

Richard L. Catania, Esq.  
Scully, Scott, Murphy & Presser  
400 Garden City Plaza  
Garden City, NY 11530

Direct Telephone Calls to: Richard L. Catania, (516) 742-4348

## Declaration and Power of Attorney for Patent Application

(1) Inventor: Douglas Duane Coolbaugh

Signature:  Date 3-1-00

Residence: 21 Sage Circle, Essex Junction, Vermont 05452

Citizenship: United States of America

Post Office  
Address: Same as Residence

(2) Inventor: Gregory Gower Freeman

Signature: \_\_\_\_\_ Date

Residence: 23 Sebastian Court, Hopewell Junction, New York 12533

Citizenship: United States of America

Post Office  
Address: Same as Residence

(3) Inventor: Seshadri Subbanna

Signature: \_\_\_\_\_ Date

Residence: 105 Coventry Lane, Brewster, New York 10509

Citizenship: India

Post Office  
Address: Same as Residence

IBM Docket: BU9-99-190  
SSM&P Docket: 13020**Declaration and Power of Attorney for Patent Application**

(1) Inventor: Douglas Duane Coolbaugh

Signature:

Residence: 21 Sage Circle, Essex Junction, Vermont 05452


Date

Citizenship: United States of America

Post Office  
Address: Same as Residence

(2) Inventor: Gregory Gower Freeman

Signature:



2/29/00

Date


Residence: 23 Sebastian Court, Hopewell Junction, New York 12539

Citizenship: United States of America

Post Office  
Address: Same as Residence

(3) Inventor: Seshadri Subbanna

Signature:



2/29/00

Date

Residence: 105 Coventry Lane, Brewster, New York 10509

Citizenship: India

Post Office  
Address: Same as Residence